

COMPARING SYSTEMC AND ARCHC THROUGH THE MIPS PROCESSOR MODELING

Marcio Rogério Juliato, Paulo Cesar Centoducatte

Institute of Computing (IC) – State University of Campinas (UNICAMP)

ABSTRACT

This paper discuss the MIPS processor modeling in SystemC and ArchC, at the same time it compares both languages regarding processor architecture description. SystemC solves many current problems of software-hardware co-design and verification, on the other hand it is not suitable for automatic generation of software tools.

In order to address this problem, a new architecture description language (ADL), called ArchC was created. ArchC's main goal is to facilitate processor description, as well as to provide enough information, at the right level of abstraction in order to allow architecture exploration through the automatic generation of software tools. At the end of this job, we could compare the developed models, and then realize how useful and powerful was to describe processors using ArchC instead SystemC.

1. INTRODUCTION

Considering the increasing complexity in embedded system designs, a tool for evaluation of a new designed instruction set architecture which automatically generates a software toolkit composed by assemblers, linkers, compilers and simulators became mandatory. It is this toolkit that allows designers to get an executable specification of a new architecture to experiment with different instructions sets and resources at very first stages of the design process.

SystemC is among a group of design languages and extensions being proposed to raise the abstraction level for hardware design and verification. The language is suitable to model any kind of hardware at several levels of abstraction, but it is not suitable for automatic generation of a software development toolkit. How could one identify, for sure, how many instructions a processor can execute, which are these instructions and respective formats, whether the processor has a pipeline or not and what and how many are the stages of this pipeline from a generic SystemC processor description?

In order to address these problems, our research group at the Computer System Laboratory (LSC) created a new ADL called ArchC. ArchC gets an architecture description and automatically a SystemC model of the architecture, so designer compile this model and get an executable application of the processor.

2. MODELING

The MIPS processor was chosen due to its architecture and instruction set simplicity and regularity, allowing the

coverage of the most actual RISC processor characteristics. It has a simple but interesting pipeline, with different instruction formats, and besides, data forwarding and pipeline stall. The modeling was based on the datapath[1] shown in Figure 1.




Figure 1: MIPS Datapath

On the MIPS architecture we have three instruction formats, named R, I and J, and five pipeline stages, named IF (Instruction Fetch), ID (Instruction Decode), EX (Execution), MEM (Memory Access) and WB (Write Back). The processor description paradigm was different from SystemC to ArchC models, but having similar abstraction levels.

4.1. The SystemC Model

On the SystemC model was used the paradigm of the instruction moving through the pipeline, like the real processor. This was modeled with SystemC processes corresponding to each pipeline stage, having these processes a switch structure to discover which instruction was received. Like the real processor the description counts on a register bank (RB) and pipeline registers.

The pipeline module implements what has to be done for each instruction at a determined pipeline stage. Part of the pipeline implementation can be observed in Figure 2. It is important to cite that the main goal of this description was simulation, however we have accurately followed the synthesis guidelines for SystemC allowing its synthesis without great changes. The Figure 3, shows the interface of the simulator for this model.

```
void pipeline::execution_stage() {
    switch( reg_ID_EX[ID].read() ) {
        case LW: break;
        case SW: break;
        case ADD:
            reg_bank[reg_ID_EX[RD].read()].write(
                reg_bank[reg_ID_EX[RS].read()].read() +
                reg_bank[reg_ID_EX[RT].read()].read());
            break;
    }
}
```

Figure 2: Pipeline implementation in SystemC

